OIPE JC60
JUN 07 2004

FORM PTO-1449/A and B (Modified)	APPLICATION NO.: 09/842,312	ATTY. DOCKET NO.: S1022.80655US00
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE: April 25, 2001	CONFIRMATION NO.: 6679
	APPLICANT: Andrew C. STURGES	
Sheet 1 of 1	GROUP ART UNIT: 2183	EXAMINER: Richard L. Ellis

U.S. PATENT DOCUMENTS

Examiner's Initials	Cite No.	U.S. Patent Document Number	Kind Code	Name of Patentee or Applicant of Cited Document	Date of Publication or of issue of Cited Document MM-DD-YYYY
RLE	A1*	3,426,330	—	H.B. Marx, et al.	01-02-1969
RLE	A2*	3,573,854	—	Watson, et al.	04-06-1971
RLE	A3*	4,974,155	—	Dulong, et al.	11-27-1990
RLE	A4*	5,615,386	—	Amerson, et al.	03-25-1997

FOREIGN PATENT DOCUMENTS

Examiner's Initials	Cite No.	Foreign Patent Document Office/ Country	Number	Kind Code	Name of Patentee or Applicant of Cited Document (not necessary)	Date of Publication of Cited Document MM-DD-YYYY	Translation (Y/N)
RLE	B1*	EP	A-0 355 069	—	Evans & Sutherland Computer Corp.	02-21-1990	—
RLE	B2*	EP	A-0 219 203	—	Case et al.	02-15-1995	—

OTHER ART — NON PATENT LITERATURE DOCUMENTS

Examiner's Initials	Cite No	Include name of the author (in CAPITAL LETTERS) title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, relevant page(s), volume-issue number(s), publisher, city and/or country where published.	Translation (Y/N)
RLE	C1*	European Search Report from United Kingdom Patent Application Number 9412487.2, filed June 22, 1994.	—
RLE	C2*	International Journal Of Mini And Microcomputers, vol. 11, no. 1, 1989, Calgary, California US, pp 13-17, Cortadella and Llaberia "Making Branches Transparent To the Execution Unit".	—
RLE	C3*	Proceedings 4th MIT Conference: Advanced Research In VLSI, April 7, 1986, Cambridge, MA, US pp 73-88, Plaszkun and Farrens "An Instruction Cache Designs For Use With a Delayed Branch".	—
RLE	C4*	IBM Technical Disclosure Bulletin, vol. 14, no. 12, May 1972, New York, US, pp 3599-3611, Beebe et al, "Instruction Sequencing Control".	—
RLE	C5*	Computer Architecture: A Quantitative Approach, David A. Patterson, et al., pages 265-270 (Chapter 6, Sectopm 4). *no date provided*	—

RECEIVED
JUN 15 2004

EXAMINER Richard Ellis	DATE CONSIDERED 8/25/2004	Technology Center 2100

#EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

*a copy of this reference is not provided as it was previously cited by or submitted to the office in a prior application, Serial No. 09/356,122 , filed July 16, 1999 , and relied upon for an earlier filing date under 35 U.S.C. 120 (continuation, continuation-in-part, and divisional applications).

[NOTE - Must provide a copy of any patent, publication, other information listed, even if it was previously submitted to, or cited by, the U.S. Patent Office in an earlier application, unless the earlier application is identified by the IDS and is relied upon for an earlier filing date under 35 U.S.C. §120, and the copy was provided in the earlier application.]

795167.1

BEST AVAILABLE COPY